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Abstract—We present first experimental results on the novel
BrainScaleS-2 neuromorphic architecture based on an analog
neuro-synaptic core and augmented by embedded microproces-
sors for complex plasticity and experiment control. The high
acceleration factor of 1000 compared to biological dynamics
enables the execution of computationally expensive tasks, by
allowing the fast emulation of long-duration experiments or rapid
iteration over many consecutive trials. The flexibility of our
architecture is demonstrated in a suite of five distinct experiments,
which emphasize different aspects of the BrainScaleS-2 system.
I . I N T R O D U C T I O N
The unifying principle behind all neuromorphic architectures
lies in their attempt to emulate certain structural and dynamical
aspects of biological nervous systems in order to inherit some
of their well-known functional and metabolic advantages over
conventional silicon substrates. However, precisely what these
aspects are remains a holy grail of computational neuroscience,
and our best attempts at answering this question are still rather
conjectural. This state of active exploration is reflected by the
broad diversity of the current neuromorphic landscape [1].
Consequently, our approach to neuromorphic engineering is
explicitly geared towards building systems that can serve as
scientific tools for studying this question. By adhering to a
restricted set of biologically inspired principles, we enable an
efficient implementation in silico with respect to both emulation
speed and power consumption. Additionally, our proposed
architecture emphasizes precision, scalability and, in particular,
a substantial degree of flexibility. This relates not only to the
wide-ranged configurability of neuro-synaptic parameters and
connectivity, but most importantly to the ability of influencing
our circuits during emulation, which goes significantly beyond
synaptic plasticity, as outlined below.
In this manuscript, we describe the core principles underly-
ing the BrainScaleS-2 architecture, followed by the emulation
of a diverse set of spiking neural networks, which we have cho-
sen to emphasize different aspects of the chip’s operation and
capabilities, as well as different computational principles that
we believe are relevant for biological information processing.
I I . A R C H I T E C T U R E
BrainScaleS-2 is a family of mixed-signal neuromorphic
systems. It is centered around an analog neural network core
implementing neuron and synapse circuits that behave similarly
to their biological archetypes (Fig. 1).
The neurons [2] feature leaky integrate-and-fire (LIF) dynam-
ics with synaptic currents modeled as superpositions of spike-
triggered exponential kernels. The membrane is connected by
a programmable conductance to a reset potential for a finite
refractory period as soon as it crosses a certain threshold. Addi-
tional mechanisms such as neuronal adaptation and exponential
near-threshold dynamics [3] or dendritic interaction [4] enable
the emulation of more complex structure and dynamics. All
neurons are individually configurable via an on-chip analog
parameter memory [5] and a set of digital control values.
Voltages and currents are – scaled to utilize the available
dynamic range – directly represented in the respective circuits
and evolve in continuous time. Leveraging the intrinsic capac-
itances and conductances of the technology, time constants of
neuron and synapse dynamics are rendered 1000 times smaller
compared to typical values found in biology. This thousand-
fold acceleration facilitates the execution of time-consuming
tasks, such as performing high-dimensional parameter sweeps,
the investigation of learning and metalearning, or statistical
computations requiring large volumes of data [6], [7].
Each neuron is associated with a column of synapse circuits
[8], which receive their inputs from the chip’s digital backend.
The 6 bit synaptic weight is stored in local static random-
access memory (SRAM). It further holds a 6 bit label, enabling
synapses to filter afferent events tagged with their respective
source address. Each synapse also implements an analog
circuit for measuring pairwise correlations between pre- and
post-synaptic spike events [8], enabling access to various
forms of spike-timing-dependent plasticity (STDP). The analog
correlation traces are accessible via column-parallel analog-to-
digital converters (CADCs), which also allow the digitization
of neuronal observables such as the membrane potential.
The versatility of the BrainScaleS-2 architecture is substan-
tially augmented by the incorporation of freely programmable
parameter storage
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Fig. 1. Simplified block-level
schematic of a BrainScaleS-2 ASIC.
The analog neuromorphic core is sur-
rounded by event transport logic and
control logic, including controllers for
full-custom configuration SRAM. De-
tails and components that lie beyond
the scope of this paper were omitted.
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Fig. 2. Pattern recognition with time-to-first-spike coding. A) Hierarchical
network structure and neuron numbers per layer. B) Input () spike times
encode input pixel brightness. Activity propagates through the hidden layer
(◦) to the label layer (4). There, classification is determined by the identity of
the first neuron to spike (red). C) Training/test set consisting of four patterns.
D) Accuracy increase and corresponding decrease of loss during learning. E)
Evolution of label neuron spike times during training for one example image.
embedded microprocessors [8]. Together with their single
instruction, multiple data (SIMD) vector units, which are
tightly coupled to the synapse arrays’ SRAM controllers and
the CADCs, they form plasticity processing units (PPUs)
for efficient control of synaptic plasticity. Access to the on-
chip configuration bus further allows the processor to also
reconfigure all other components of the neuromorphic system
during experiment execution. The PPU can thus be used for a
vast array of applications such as near-arbitrary learning rules,
on-line circuit calibration, structural network reconfiguration,
or the co-simulation of an environment capable of continuous
interaction with the network running on the neuromorphic
core.
I I I . E X P E R I M E N T S
A. Deep learning using precise spike timing
In many applications, the time and energy to solution
represent essential commodities. For spiking networks, optimal
use of these resources often imposes to have as few and as early
spikes as possible. However, the discrete nature of spikes makes
it difficult to apply conventional machine learning algorithms
based on differentiable loss functions.
In the time-to-first-spike coding scheme, a neuron encodes
a continuous variable as the time elapsed before its first spike.
The decision of a network performing a classification task is
given by the first neuron to spike in the label layer (Fig. 2A,B).
For such networks, an efficient gradient-descent-based learning
scheme was first proposed in [9], using error backpropagation
on a continuous function of output spike times.
We have generalized this method to include an exact,
closed-form expression for finite membrane time constants
[10], [11] and applied it to a 3-layer network emulated on
BrainScaleS-2 (Fig. 2). The loss was calculated as the cross-
entropy of a softmax function on negative spike times, in order
to maximize the distance between correct and incorrect label
layer spikes. Fig. 2D shows its evolution during training and the
associated classification accuracy for a simple 4-class learning
task (Fig. 2C). The evolution of the label neuron spike times
for one example class is shown in Fig. 2E. The robustness
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Fig. 3. Spike-based Bayesian inference. A) Schematic of a random spiking
sampling network. B) Membrane voltages of three selected neurons and
visualisation of the spike-based representation of binary random variables.
C) Sampling performance after training for 500 randomly generated target
distributions. D) Sampling from the learned (top) and an associated condi-
tional distribution (bottom). Orange: sampled distribution. Blue: analytically
calculated target distribution. Remaining error bars are too small to visualize.
of both the applied learning rule and the emulated network
dynamics is evidenced by the clear separation of first-spike
times.
A particularly appealing feature of this implementation is
its extreme communication sparsity, with only one input spike
per input variable and at most one spike per emulated neuron
before classification. After learning, the emulated network
needed less than 10 µs to classify an image. This duration
scales proportionally to the chosen synaptic and membrane
time constants, which in our case were set to 5 µs. Taking
into consideration relaxation times between patterns, our setup
is able to handle a pattern throughput of at least 20 kHz,
independently of emulated network size [11].
B. Sampling-based Bayesian computation
The Bayesian brain hypothesis [12] aspires to explain how
the mammalian brain can operate in a probabilistic sea of
sensory data. In [13], it was shown how networks of LIF
neurons can learn to perform Bayesian inference through
sampling on high-dimensional data distributions [14], [15].
In this quintessentially spike-based framework, neurons
become stochastic due to background spiking input, thereby
lending themselves to the representation of binary random vari-
ables: during post-spike refractoriness, a neuron is considered
to be in the state z = 1, and z = 0 otherwise (Fig. 3A,B). With
appropriate synaptic connections, the resulting network dynam-
ics inherently generate a sequence of samples from the learned
distribution. This enables the training of spiking networks to
perform sampling-based Bayesian inference in arbitrary binary
probability spaces, with applications to generative as well as
discriminative problems [16], [17].
Contrastive Hebbian learning [18] was performed with
the hardware in the loop, i.e., with updates being calculated
on a host PC [17], [19]. Each training step was run for
100 ms of hardware time, corresponding to 100 s bio time and
approximately 5000 samples.
Training was monitored using the Kullback-Leibler diver-
gence between sampled and target distribution (Fig. 3C). After
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Fig. 4. Reinforcement learning with reward-modulated STDP. A) The
PPU simulates a simplified version of Pong. The horizontal position of the ball
serves as input for a 2-layer neural network, with the resulting output dictating
the target paddle position. The network receives reward based on its aiming
accuracy. B) Playing performance during learning. C) Synaptic depression
automatically adapts to the excitability of neurons. D, E) Wall-clock duration
and power consumption of a single iteration on BrainScaleS-2 (blue) and an
equivalent software simulation using NEST (orange).
training, the network reliably sampled from its target distribu-
tion and from associated conditional distributions (Bayesian
inference, Fig. 3D). Compared to previous neuromorphic real-
izations of neural sampling with analog neurons [17], [20], the
BrainScaleS-2 system allows unprecedented precision, while
still enabling fast inference due to its thousandfold acceleration.
C. Reinforcement learning
Recent advances in reinforcement learning have enabled
artificial systems to achieve unprecedented performance in
board and computer games [21]. As a learning principle with
clear roots in neurobiology, it is also of interest as a framework
for neuromorphic agents to optimize their performance through
repeated interaction with an environment.
Three-factor learning rules [22] can implement reinforce-
ment learning in spiking neural networks using a global
neuromodulator and local observables such as spike rates. As
already shown in [23], the BrainScaleS-2 architecture supports
the implementation of an R-STDP learning rule [22], [24] in a
closed-loop setup contained fully on chip. Its application to a
simplified version of the Pong video game is shown in Fig. 4A.
The network dynamics were emulated by the neuromorphic
substrate, while the embedded plasticity processor took on a
dual role. First, it simulated the game dynamics, creating a host-
independent setup. Second, it calculated the plasticity updates
using the synaptically stored correlation traces according to
∆wij ∝
(
R− R¯) eij , where R is the reward, R¯ its moving
average and eij an STDP-like eligibility trace.
During training, the network learned to keep the ball close to
the middle of the paddle (Fig. 4B). Implicitly, the experiment
also demonstrates how learning can compensate fixed-pattern
noise in the analog neuro-synaptic circuits (Fig. 4C): while the
excitability of uncalibrated neurons varied significantly due
to mismatch effects, synapses that would negatively impact
correct tracking of the ball were systematically depressed
to a subthreshold strength with respect to their postsynaptic
neuron. Furthermore, this setup demonstrates the speed and
power advantages of the BrainScaleS-2 architecture compared
to software simulations, as shown in Fig. 4D/E.
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Fig. 5. Self-organizing receptive fields through structural plasticity. A)
Spike trains from different sources can be injected into a single synaptic row.
Each synapse filters afferent spikes according to a locally stored label. B) A
network endowed with structural plasticity learns to discriminate between
types of Iris flowers (dataset represented by colored dots). The receptor
distribution after training is adapted to the input data distribution. C) Feature
selection through structural plasticity allows the conservation of classification
performance even for strongly enforced sparsity 1− 1/k.
D. Structural plasticity
Synaptic plasticity is well known to not only be limited to
adjusting the strength of synapses; the connectome itself un-
dergoes continuous change during the lifetime of an individual
[25]–[27]. By constraining the number of expressed synapses to
enforce a certain level of sparsity, the nervous system appears to
manage its spatial and energetic budget [28]. Similar constraints
apply to all physical information-processing systems, with
neuromorphic ones being no exception. In particular, the
synaptic fan-in of silicon neurons is often limited.
We implemented a synaptic update policy that incorporates
structural plasticity, enabling neurons to dynamically select a
set of suitable synapses out of a pool of potential connections,
that optimizes performance for a chosen task while maintaining
a sparse connectome [29]. The learning rule is composed of
three parts: an STDP term that potentiates correlated connec-
tions, a homeostatic regularizer that limits post-synaptic firing
rates and encourages synaptic competition, and a stochastic
component that induces exploration. A pruning condition is
executed periodically, removing synapses with a weight below
a certain threshold and randomly reassigning them.
Structural plasticity is enabled by bundling k presynaptic
sources and injecting them into a single synapse row (Fig. 5A):
as each synapse can only gate one of these to its home neuron,
pruning and reassigning of a synapse is simply implemented
by changing its label. The reconfiguration is thereby fully local
and, in particular, does not involve time-consuming sorting of
routing tables or connectivity lists [30]. If bundles are disjoint,
their size k also effectively sets the synaptic sparsity to 1−1/k.
We applied the above algorithm to a supervised learning
task, where the network was trained to classify the Iris data
set [31]. We randomly placed 48 receptor neurons on the
two-dimensional feature plane spanned by petal width and
length. The firing rate of a receptor was set to increase with
its proximity to a presented data point. In three separate
scenarios, the resulting n = 48 input spike trains were injected
into m = 6, 12, and 24 synaptic rows, leading to three
different levels of sparsity: each label neuron could only see
1/k = m/n = 12.5 %, 25.0 %, and 50.0 % of the receptors at
each point in time, respectively. During training, teacher stimuli
ensured that the correct label neurons were excited when an
input belonging to their respective class was presented.
The emulated plasticity rule led to self-organized reconfig-
uration of their receptive fields (Fig. 5B), as the correlation
between teacher signal and receptor proximity to the presented
data drove the potentiation of associated synaptic weights. For
higher degrees of enforced sparsity, convergence times were
longer, as the search for relevant inputs in the feature space
became statistically more challenging. Ultimately however,
the learning rule enabled the network to achieve near-perfect
classification in all three scenarios (Fig. 5C), demonstrating
its ability to ensure a better utilization of synaptic resources
without prior knowledge of the input data.
E. Insect navigation
Recent developments in biological imaging and data pro-
cessing have facilitated unprecedented insight into numerous
functional aspects of insect brains [32]–[34]. For example,
it has been shown that a structure known as the central
complex is involved in navigational behavior [35]. Based
on physiological data from the bee’s central complex and
following [36], we emulated a network for path integration
(Fig. 6A) that reproduces bees’ ability to return to their nest’s
location after exploring the environment for sources of food.
Each experiment started with a spread-out phase, in which a
virtual insect performed a random walk starting from a certain
origin. During this phase, the modeled network had no effect
on the insect motion but was only provided with the sensory
data of the absolute head orientation and the optical flow field
of a left and right eye. In the second part of the experiment,
the return phase, the insect’s motion was determined by the
motor neurons, which were part of the network. The insect’s
head orientation was encoded by four spike sources that each
represented a cardinal direction similar to a compass. The
optical flow field was similarly represented by two spike
generators that fired with a rate proportional to the optical
flow as derived from the left and right eye, respectively (FL
and FR). Moreover, the two motor neurons (ML and MR)
steered the insect by providing propulsion on the left or right
hand side, similar to a tank drive.
While the model in [36] comprises 90 fire-rate-neurons
with floating-point precision, the network on BrainScaleS-2
achieved about the same functional performance with only
18 neurons. Additionally, we implemented the short-term
memory mechanism employed by the integrator neurons to
store directional distance as a synaptic mechanism.
The total flight duration was set to 200 ms on the hardware,
which corresponds to 200 s in biology. In that time, sensory
information and steering signals were exchanged between body
and brain every 100 µs. During the first 50 ms the insect
performed a random outbound journey, after which it returned
to the nest. Sample trajectories can be seen in Fig. 6B,C.
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Fig. 6. Virtual insectoid agent performing path integration on
BrainScaleS-2. A) Network schematic and activity histogram. The information
flows from the sensory layer at the top through an integration and a steering
layer to the motor neurons at the bottom. R and L indicate the right and left
side, respectively. B) A typical trajectory of the virtual insect which turns to
random looping around the home position upon reaching it. C) Overlay of
100 trajectories like in B), each with a different random outbound journey.
The average spike rate of all neurons and spike generators
was 30 kHz (30 Hz bio), which is in good agreement with
experimental data from drosophila [37] or locusts [38].
In this experiment, the PPU handled multiple tasks: the
processing of synaptic modulations for the integrator neurons,
the simulation of the environment, an emulation of all sensors
including the corresponding spike stimuli, the translation of
neuronal data into actions of motion, and the entire experiment
control. Apart from the setup and readout phase, the experiment
ran entirely self-contained on the BrainScaleS-2 system.
I V. D I S C U S S I O N A N D O U T L O O K
In a post-Moore era, neuromorphic circuits represent a
promising venue for advancing the computational capabilities
of silicon. This manuscript motivates how, by coupling the
advantages of analog circuits with the flexibility of general-
purpose digital computation and control, our BrainScaleS-2
architecture contributes to the research-oriented territory of
the neuromorphic landscape. In our endeavor, we share a
common goal with other promising architectures such as [39]
and [40], which follow radically different design paradigms
with advantages and drawbacks of their own.
A key aspect that we do not address above, but ultimately
decides the value of such systems for computational neuro-
science research, is their scalability. Following integration
concepts first proposed in [41] and studied in, e.g., [19], [42],
the BrainScaleS-2 architecture is explicitly designed to scale up
to large, multi-chip systems. These will conserve the network-
size-independent speedup and energy efficiency that we have
addressed in our above experiments, thus providing access
to spiking network studies that are otherwise prohibitive for
simulation software running on conventional substrates.
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